Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cells
A. Veloso(IMEC), Aaron Thean(National University of Singapore), B. T. Chan, E. Vecchio(IMEC), Philippe Matagne(IMEC), S. Ramesh(KU Leuven), Samuel Suhard, Erik Rosseel(IMEC), Eddy Simoen(IMEC), Ts. Ivanov(IMEC), S. Brus(University of Liège), Vasile Paraschiv(IMEC), Nadine Collaert(IMEC), Trong Huynh-Bao, K. Devriendt(IMEC), Pieter Lagrain(Imec the Netherlands), Christie Delvaux(IMEC), Efrain Altamirano Sánchez, B. Kaczer(IMEC), Janko Versluijs(IMEC), Adrian Chasin(IMEC), Niamh Waldron, H. Bender(IMEC), Bertrand Parvais(IMEC), Julien Ryckaert(IMEC), Monique Ercken(IMEC), Olivier Richard(IMEC), K. De Meyer(IMEC), A. Sibaja-Hernandez
Cited by 37
Related Papers
Three-Dimensional Observation of the Conductive Filament in Nanoscaled Resistive Memory Devices
|Nano Letters|2014|338
Origin of NBTI variability in deeply scaled pFETs
|Unknown|2010|309
Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability
|IEEE Transactions on Electron Devices|2002|259
High-k dielectrics for future generation memory devices (Invited Paper)
|Microelectronic Engineering|2009|252