Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithographyM.J.H. van Dal, R.J.P. Lander, Nadine Collaert et al.|Unknown|2007Cited by 79
(Invited) Vertical Nanowire FET Integration and Device AspectsA. Veloso, Aaron Thean, Efrain Altamirano Sánchez et al.|ECS Transactions|2016Cited by 50
Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cellsA. Veloso, Aaron Thean, Bertrand Parvais et al.|Unknown|2016Cited by 37
Gatestacks for scalable high-performance FinFETsG. Vellianitis, Liangzhen Lai, Ray Duffy et al.|Unknown|2007Cited by 32
Challenges and opportunities of vertical FET devices using 3D circuit design layoutsA. Veloso, Monique Ercken, W. Li et al.|Unknown|2016Cited by 17