(Invited) Vertical Nanowire FET Integration and Device AspectsA. Veloso, Aaron Thean, Philippe Matagne et al.|ECS Transactions|2016Cited by 50
Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cellsA. Veloso, Aaron Thean, Bertrand Parvais et al.|Unknown|2016Cited by 37
Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOSA. Veloso, Thomas Hoffmann, L.-Å. Ragnarsson et al.|Symposium on VLSI Technology|2011Cited by 31
Vertical nanowire FET integration and device aspectsA. Veloso, Aaron Thean, Efrain Altamirano Sánchez et al.|Unknown|2016Cited by 14
A record Gm<sub>SAT</sub>/SS<sub>SAT</sub> and PBTI reliability in Si-passivated Ge nFinFETs by improved gate stack surface preparationHiroaki Arimura, Naoto Horiguchi, Daire Cott et al.|Unknown|2019Cited by 12