Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling successionT. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Solid-State Electronics|2010Cited by 120
Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cellsA. Veloso, Aaron Thean, Bertrand Parvais et al.|Unknown|2016Cited by 37
Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?T. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Unknown|2009Cited by 27
The defect-centric perspective of device and circuit reliability—From gate oxide defects to circuitsB. Kaczer, Tibor Grasser, Michael Waltl et al.|Solid-State Electronics|2016Cited by 23
Migrating from planar to FinFET for further CMOS scaling: SOI or Bulk?T. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Unknown|2009Cited by 14