Wafer-scale integration of double gated WS<sub>2</sub>-transistors in 300mm Si CMOS fabInge Asselberghs, Iuliana Radu, Quentin Smets et al.|Unknown|2020Cited by 57
Gate-all-around NWFETs vs. triple-gate FinFETs: Junctionless vs. extensionless and conventional junction devices with controlled EWF modulation for multi-VT CMOSA. Veloso, Aaron Thean, Geert Hellings et al.|Unknown|2015Cited by 53
(Invited) Vertical Nanowire FET Integration and Device AspectsA. Veloso, Aaron Thean, Efrain Altamirano Sánchez et al.|ECS Transactions|2016Cited by 50
Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient CircuitsA. Veloso, Philippe Matagne, Andriy Hikavyy et al.|Unknown|2019Cited by 41
WS<inf>2</inf> transistors on 300 mm wafers with BEOL compatibilityT. Schram, Iuliana Radu, Quentin Smets et al.|Unknown|2017Cited by 41