Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?
T. Chiarella(IMEC), Thomas Hoffmann(IMEC), S. Kubicek(IMEC), S. Biesemans(IMEC), A. Redolfi(IMEC), A. Lauwers(IMEC), A. Mercha(IMEC), S. Brus(University of Liège), R. Dittrich(IMEC), C. Vrancken(IMEC), A. De Keersgieter(IMEC), Liesbeth Witters(IMEC), C. Ortolland(IMEC), P. Absil(IMEC), Bertrand Parvais(IMEC), Lars‐Åke Ragnarsson(IMEC), Michał Rakowski(IMEC), R. Rooyackers(IMEC), C. Kerner(IMEC)
Cited by 27
Related Papers
Origin of NBTI variability in deeply scaled pFETs
|Unknown|2010|309
Consistent model for short-channel nMOSFET after hard gate oxide breakdown
|IEEE Transactions on Electron Devices|2002|166
Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications
|Unknown|2002|130
Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession
|Solid-State Electronics|2010|120
Deposition of HfO2 on germanium and the impact of surface pretreatments
|Applied Physics Letters|2004|106