Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling successionT. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Solid-State Electronics|2010Cited by 120
Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?T. Chiarella, Thomas Hoffmann, A. Mercha et al.|Unknown|2009Cited by 27
A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10s retention at 85°CNadine Collaert, M. Jurczak, M. Aoulaiche et al.|Unknown|2010Cited by 19
Demonstration of scaled 0.099&#x00B5;m<sup>2</sup> FinFET 6T-SRAM cell using full-field EUV lithography for (Sub-)22nm node single-patterning technologyA. Veloso, S. Biesemans, S. Demuynck et al.|Unknown|2009Cited by 14
Migrating from planar to FinFET for further CMOS scaling: SOI or Bulk?T. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Unknown|2009Cited by 14