Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling successionT. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Solid-State Electronics|2010Cited by 120
Scalability of Ni FUSI gate processes: phase and Vt control to 30 nm gate lenghtsJ. A. Kittl, S. Baesmans, A. Veloso et al.|Unknown|2005Cited by 28
Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?T. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Unknown|2009Cited by 27
CMOS Integration of Dual Work Function Phase-Controlled Ni Fully Silicided Gates (NMOS:NiSi, PMOS:$\hbox{Ni}_{2}\hbox{Si}$, and $\hbox{Ni}_{31}\hbox{Si}_{12}$) on HfSiONJ. A. Kittl, S. Biesemans, A. Lauwers et al.|IEEE Electron Device Letters|2006Cited by 21
Low V<inf>T</inf> CMOS using doped Hf-based oxides, TaC-based Metals and Laser-only AnnealS. Kubicek, S. Biesemans, T. Schram et al.|Unknown|2007Cited by 18