Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling successionT. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Solid-State Electronics|2010Cited by 120
Challenges and opportunities in advanced Ge pMOSFETsEddy Simoen, Cor Claeys, Jérôme Mitard et al.|Materials Science in Semiconductor Processing|2012Cited by 81
Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithographyM.J.H. van Dal, R.J.P. Lander, M. Jurczak et al.|Unknown|2007Cited by 79
Advancing CMOS beyond the Si roadmap with Ge and III/V devicesMarc Heyns, Liesbeth Witters, A. Alian et al.|Unknown|2011Cited by 60
Stress simulations for optimal mobility group IV p- and nMOS FinFETs for the 14 nm node and beyondGeert Eneman, Aaron Thean, D.P. Brunco et al.|Unknown|2012Cited by 41