Scalability of Ni FUSI gate processes: phase and Vt control to 30 nm gate lenghtsJ. A. Kittl, S. Baesmans, A. Veloso et al.|Unknown|2005Cited by 28
Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?T. Chiarella, Thomas Hoffmann, Liesbeth Witters et al.|Unknown|2009Cited by 27
Low V<inf>T</inf> CMOS using doped Hf-based oxides, TaC-based Metals and Laser-only AnnealS. Kubicek, S. Biesemans, T. Schram et al.|Unknown|2007Cited by 18
CMOS integration of dual work function phase controlled Ni FUSI with simultaneous silicidation of NMOS (NiSi) and PMOS (Ni-rich silicide) gates on HfSiONA. Lauwers, J. A. Kittl, A. Veloso et al.|Unknown|2006Cited by 17
Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETsA. Veloso, S. Bieseinans, K.G. Anil et al.|Unknown|2005Cited by 15