Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithographyM.J.H. van Dal, R.J.P. Lander, Christie Delvaux et al.|Unknown|2007Cited by 79
Gatestacks for scalable high-performance FinFETsG. Vellianitis, Liangzhen Lai, J. Pétry et al.|Unknown|2007Cited by 32
45nm nMOSFET with metal gate on thin SiON driving 1150μA/μm and off-state of 10nA/μK. Henson, S. Biesemans, R.J.P. Lander et al.|Unknown|2005Cited by 12
Characteristics and Integration Challenges of FinFET-based Devices for (Sub-)22nm Technology Nodes Circuit ApplicationsA. Veloso, R.J.P. Lander, M.J.H. van Dal et al.|Unknown|2009Cited by 2
Metal Inserted Poly-Si (MIPS) and FUSI dual metal (TaN and NiSi) CMOS integrationR. Singanamalla, R.J.P. Lander, M.J.H. van Dal et al.|Unknown|2007Cited by 1