Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithographyM.J.H. van Dal, R.J.P. Lander, E. Kunnen et al.|Unknown|2007Cited by 79
Current Understanding and Modeling of B Diffusion and Activation Anomalies in Preamorphized Ultra-Shallow JunctionsB. Colombeau, Christoph Zechner, Andrew J. Smith et al.|MRS Proceedings|2004Cited by 41
Gatestacks for scalable high-performance FinFETsG. Vellianitis, Liangzhen Lai, J. Pétry et al.|Unknown|2007Cited by 32
Influence of the anneal conditions on arsenic activation during solid-phase epitaxial regrowthB. J. Pawlak, Y. Tamminga, Ray Duffy et al.|Applied Physics Letters|2005Cited by 14
Characteristics and Integration Challenges of FinFET-based Devices for (Sub-)22nm Technology Nodes Circuit ApplicationsA. Veloso, R.J.P. Lander, M.J.H. van Dal et al.|Unknown|2009Cited by 2