Wafer-scale integration of double gated WS<sub>2</sub>-transistors in 300mm Si CMOS fabInge Asselberghs, Iuliana Radu, Quentin Smets et al.|Unknown|2020Cited by 57
Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient CircuitsA. Veloso, Philippe Matagne, K. Devriendt et al.|Unknown|2019Cited by 41
Challenges and opportunities of vertical FET devices using 3D circuit design layoutsA. Veloso, Monique Ercken, W. Li et al.|Unknown|2016Cited by 17