Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithographyM.J.H. van Dal, R.J.P. Lander, Nadine Collaert et al.|Unknown|2007Cited by 79
Advancing CMOS beyond the Si roadmap with Ge and III/V devicesMarc Heyns, Liesbeth Witters, A. Alian et al.|Unknown|2011Cited by 60
Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient CircuitsA. Veloso, Philippe Matagne, Geert Eneman et al.|Unknown|2019Cited by 41
Stress simulations for optimal mobility group IV p- and nMOS FinFETs for the 14 nm node and beyondGeert Eneman, Aaron Thean, D.P. Brunco et al.|Unknown|2012Cited by 41
Gatestacks for scalable high-performance FinFETsG. Vellianitis, Liangzhen Lai, S. Beckx et al.|Unknown|2007Cited by 32