Laser thermal anneal of polysilicon channel to boost 3D memory performanceJ. G. Lisoni, Jan Van Houdt, A. Arreghini et al.|Unknown|2014Cited by 26
Experimental and theoretical verification of channel conductivity degradation due to grain boundaries and defects in 3D NANDA. Subirats, A. Furnémont, C.-L. Tan et al.|Unknown|2017Cited by 21
A record Gm<sub>SAT</sub>/SS<sub>SAT</sub> and PBTI reliability in Si-passivated Ge nFinFETs by improved gate stack surface preparationHiroaki Arimura, Naoto Horiguchi, Daire Cott et al.|Unknown|2019Cited by 12
Ge oxide scavenging and gate stack nitridation for strained Si<sub>0.7</sub>Ge<sub>0.3</sub> pFinFETs enabling 35% higher mobility than SiHiroaki Arimura, Naoto Horiguchi, Kurt Wostyn et al.|Unknown|2019Cited by 10
FinFETs with Thermally Stable RMG Gate Stack for Future DRAM Peripheral CircuitsE. Capogreco, Naoto Horiguchi, Hiroaki Arimura et al.|2022 International Electron Devices Meeting (IEDM)|2022Cited by 10