Validation of Retention Modeling as a Trap-Profiling Technique for SiN-Based Charge-Trapping MemoriesA. Suhane, Jan Van Houdt, A. Arreghini et al.|IEEE Electron Device Letters|2009Cited by 45
Statistical poly-Si grain boundary model with discrete charging defects and its 2D and 3D implementation for vertical 3D NAND channelsR. Degraeve, Aaron Thean, G. Van den bosch et al.|Unknown|2015Cited by 41
Statistical spectroscopy of switching traps in deeply scaled vertical poly-Si channel for 3D memoriesM. Toledano-Luque, Jan Van Houdt, R. Degraeve et al.|Unknown|2013Cited by 36
Quantitative and predictive model of reading current variability in deeply scaled vertical poly-Si channel for 3D memoriesM. Toledano-Luque, Jan Van Houdt, R. Degraeve et al.|Unknown|2012Cited by 34
Statistical characterization of current paths in narrow poly-Si channelsR. Degraeve, G. Groeseneken, M. Toledano-Luque et al.|Unknown|2011Cited by 30