An InGaAs/InP quantum well finfet using the replacement fin process integrated in an RMG flow on 300mm Si substratesNiamh Waldron, A. V-Y. Thean, Clément Merckling et al.|Unknown|2014Cited by 90
Integration of InGaAs Channel n-MOS Devices on 200mm Si Wafers Using the Aspect-Ratio-Trapping TechniqueNiamh Waldron, Aaron Thean, Gang Wang et al.|ECS Transactions|2012Cited by 43
Fabrication of high quality Ge virtual substrates by selective epitaxial growth in shallow trench isolated Si (001) trenchesG. Wang, Marc Heyns, Roger Loo et al.|Thin Solid Films|2009Cited by 24
Demonstration of scaled 0.099&#x00B5;m<sup>2</sup> FinFET 6T-SRAM cell using full-field EUV lithography for (Sub-)22nm node single-patterning technologyA. Veloso, S. Biesemans, Johan De Backer et al.|Unknown|2009Cited by 14
Full-field EUV and immersion lithography integration in 0.186&#x03BC;m<sup>2</sup> FinFET 6T-SRAM cellA. Veloso, Thomas Hoffmann, S. Demuynck et al.|Unknown|2008Cited by 9