Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOSA. Veloso, Thomas Hoffmann, L.-Å. Ragnarsson et al.|Symposium on VLSI Technology|2011Cited by 31
Process control & integration options of RMG technology for aggressively scaled devicesA. Veloso, Naoto Horiguchi, Yuichi Higuchi et al.|Unknown|2012Cited by 21
Low V<inf>T</inf> CMOS using doped Hf-based oxides, TaC-based Metals and Laser-only AnnealS. Kubicek, S. Biesemans, T. Schram et al.|Unknown|2007Cited by 18
Dual-channel technology with cap-free single metal gate for high performance CMOS in gate-first and gate-last integrationLiesbeth Witters, Naoto Horiguchi, Jérôme Mitard et al.|Unknown|2011Cited by 12
Novel process to pattern selectively dual dielectric capping layers using soft-mask onlyT. Schram, S. Biesemans, Stefan Kubicek et al.|Unknown|2008Cited by 9