An InGaAs/InP quantum well finfet using the replacement fin process integrated in an RMG flow on 300mm Si substratesNiamh Waldron, A. V-Y. Thean, Clément Merckling et al.|Unknown|2014Cited by 90
Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient CircuitsA. Veloso, Philippe Matagne, Geert Eneman et al.|Unknown|2019Cited by 41
Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOSA. Veloso, Thomas Hoffmann, T. Schram et al.|Symposium on VLSI Technology|2011Cited by 31
Process control & integration options of RMG technology for aggressively scaled devicesA. Veloso, Naoto Horiguchi, Yuichi Higuchi et al.|Unknown|2012Cited by 21
Effective Work Function Engineering for Aggressively Scaled Planar and Multi-Gate Fin Field-Effect Transistor-Based Devices with High-k Last Replacement Metal Gate TechnologyA. Veloso, Naoto Horiguchi, Soon Aik Chew et al.|Japanese Journal of Applied Physics|2013Cited by 16