High-k dielectrics for future generation memory devices (Invited Paper)J. A. Kittl, Dirk J. Wouters, Annelies Delabie et al.|Microelectronic Engineering|2009Cited by 252
Nitride Engineering for Improved Erase Performance and Retention of TANOS NAND Flash MemoryG. Van den bosch, Jan Van Houdt, A. Furnémont et al.|Unknown|2008Cited by 31
Ni-based FUSI gates: CMOS Integration for 45nm node and beyondThomas Hoffmann, J. A. Kittl, A. Veloso et al.|Unknown|2006Cited by 16
Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter DelayThomas Hoffmann, S. Biesemans, A. Veloso et al.|Unknown|2006Cited by 4
Polycrystalline Si optimization for 45nm node Ni-FUSI gateXiaodong Shi, L. Daté, Marc Schaekers et al.|Unknown|2006Cited by 1