Insights into Scaled Logic Devices Connected from Both Wafer Sides
A. Veloso(IMEC), Naoto Horiguchi(IMEC), Bjorn Vermeersch(IMEC), A. Laffitte(Institut polytechnique de Grenoble), D. Radisic(IMEC), Eric Beyne(IMEC), H. Arimura(IMEC), A. De Keersgieter(IMEC), Anne Jourdain(IMEC), E. Simoen(IMEC), Yusuke Oniki(IMEC), Geert Eneman(Research Foundation - Flanders), P. Matagne(IMEC), Barry O’Sullivan(Toshiba (Japan)), S. Brus(University of Liège), Rongmei Chen(Peking University), E. Dentoni Litta(IMEC)
Cited by 6
Related Papers
Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance
|Journal of The Electrochemical Society|2008|267
Consistent model for short-channel nMOSFET after hard gate oxide breakdown
|IEEE Transactions on Electron Devices|2002|166
Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications
|Unknown|2002|130
Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession
|Solid-State Electronics|2010|120
Characterization of GeSn materials for future Ge pMOSFETs source/drain stressors
|Microelectronic Engineering|2010|105