Wafer-scale integration of double gated WS<sub>2</sub>-transistors in 300mm Si CMOS fabInge Asselberghs, Iuliana Radu, Quentin Smets et al.|Unknown|2020Cited by 57
Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient CircuitsA. Veloso, Philippe Matagne, Erik Rosseel et al.|Unknown|2019Cited by 41
FinFETs with Thermally Stable RMG Gate Stack for Future DRAM Peripheral CircuitsE. Capogreco, Naoto Horiguchi, Hiroaki Arimura et al.|2022 International Electron Devices Meeting (IEDM)|2022Cited by 10
Insights into Scaled Logic Devices Connected from Both Wafer SidesA. Veloso, Naoto Horiguchi, Geert Eneman et al.|2022 International Electron Devices Meeting (IEDM)|2022Cited by 6