Challenges and Opportunities for Vertical Nanowire FETs: Device Design and Fabrication
A. Veloso(IMEC), Julien Ryckaert(IMEC), S. Brus(University of Liège), Trong Huynh-Bao, D. Mocuta(IMEC), Roger Loo(IMEC), G. Eneman, Kurt Wostyn(IMEC), Juergen Boemmels(IMEC), Philippe Matagne(IMEC)
Extended Abstracts of the 2018 International Conference on Solid State Devices and Materials
September 11, 2018
Cited by 3
Related Papers
Undoped and <i>in-situ</i> B doped GeSn epitaxial growth on Ge by atmospheric pressure-chemical vapor deposition
|Applied Physics Letters|2011|189
Crystalline Properties and Strain Relaxation Mechanism of CVD Grown GeSn
|ECS Journal of Solid State Science and Technology|2013|128
Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession
|Solid-State Electronics|2010|120
Characterization of GeSn materials for future Ge pMOSFETs source/drain stressors
|Microelectronic Engineering|2010|105
Site Selective Integration of III–V Materials on Si for Nanoscale Logic and Photonic Devices
|Crystal Growth & Design|2012|105