Site Selective Integration of III–V Materials on Si for Nanoscale Logic and Photonic Devices
Mohanchand Paladugu(Australian National University), Marc Heyns(IMEC), J. Dekoster(IMEC), Clément Merckling(IMEC), Olivier Richard(IMEC), Matty Caymax(IMEC), H. Bender(IMEC), Wilfried Vandervorst(Imec the Netherlands), Roger Loo(IMEC)
Cited by 105
Related Papers
Three-Dimensional Observation of the Conductive Filament in Nanoscaled Resistive Memory Devices
|Nano Letters|2014|338
Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions
|Materials Science and Engineering R Reports|2006|278
Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide
|Applied Physics Letters|2007|271
Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance
|Journal of The Electrochemical Society|2008|267