(Invited) Vertical Nanowire FET Integration and Device AspectsA. Veloso, Aaron Thean, A. Sibaja-Hernandez et al.|ECS Transactions|2016Cited by 50
Challenges and opportunities of vertical FET devices using 3D circuit design layoutsA. Veloso, Monique Ercken, W. Li et al.|Unknown|2016Cited by 17
Vertical nanowire FET integration and device aspectsA. Veloso, Aaron Thean, Efrain Altamirano Sánchez et al.|Unknown|2016Cited by 14
Scaled spintronic logic device based on domain wall motion in magnetically interconnected tunnel junctionsEline Raymenants, Iuliana Radu, Danny Wan et al.|Unknown|2018Cited by 12
A record Gm<sub>SAT</sub>/SS<sub>SAT</sub> and PBTI reliability in Si-passivated Ge nFinFETs by improved gate stack surface preparationHiroaki Arimura, Naoto Horiguchi, Daire Cott et al.|Unknown|2019Cited by 12