Design-technology co-optimization for OxRRAM-based synaptic processing unit
A. Mallik(IMEC), P. Raghavan, Jan Stuijt(Imec the Netherlands), Hubert Hody(IMEC), Anup Das(Drexel University), A. Fantini(IMEC), R. Degraeve(IMEC), Siebren Schaafsma(Imec the Netherlands), A. Furnémont(IMEC), Daniele Garbin(IMEC), Gouri Sankar Kar(IMEC), Peter Debacker(IMEC), A. Mocuta, L. Goux(IMEC), Gabriele Luca Donadio(IMEC), Dimitrios Rodopoulos
Cited by 39
Related Papers
Ultrathin (<4 nm) SiO2 and Si–O–N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits
|Journal of Applied Physics|2001|772
New insights in the relation between electron trap generation and the statistical properties of oxide breakdown
|IEEE Transactions on Electron Devices|1998|647
Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics
|IEEE Electron Device Letters|2003|360