A Study of Relaxation Current in High-<tex>$kappa$</tex>Dielectric StacksZhen Xu, G. Groeseneken, L. Pantisano et al.|IEEE Transactions on Electron Devices|2004Cited by 60
Surface preparation and interfacial stability of high-k dielectrics deposited by atomic layer chemical vapor depositionWei‐Bor Tsai, T. Gustafsson, R. J. Carter et al.|Microelectronic Engineering|2003Cited by 50
Cost-effective cleaning and high-quality thin gate oxidesMarc Heyns, K. Wolke, S. Mertens et al.|IBM Journal of Research and Development|1999Cited by 48
Impact of Epi-Si growth temperature on Ge-pFET performanceJérôme Mitard, Marc Heyns, Koen Martens et al.|Unknown|2009Cited by 26
Implementation of high-k and metal gate materials for the 45nm node and beyond: gate patterning developmentS. Beckx, B. Coenegrachts, M. Demand et al.|Microelectronics Reliability|2005Cited by 12