A new technique to fabricate ultra-shallow-junctions, combining in situ vapour HCl etching and in situ doped epitaxial SiGe re-growthRoger Loo, Olivier Richard, Matty Caymax et al.|Applied Surface Science|2003Cited by 29
Low Temperature Pre-Epi Treatment: Critical Parameters to Control Interface ContaminationRoger Loo, Matty Caymax, Andriy Hikavyy et al.|Diffusion and defect data, solid state data. Part B, Solid state phenomena/Solid state phenomena|2009Cited by 23
Demonstration of recessed SiGe S/D and inserted metal gate on HfO/sub 2/ for high performance pFETs.Peter Verheyen, S. Biesemans, Geert Eneman et al.|Unknown|2006Cited by 20
Integration challenges for multi-gate devicesNadine Collaert, S. Biescmans, Peter Verheyen et al.|Unknown|2005Cited by 11