Trap Spectroscopy by Charge Injection and Sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacksR. Degraeve, G. Groeseneken, M. Jurczak et al.|Unknown|2008Cited by 98
Degradation and breakdown of 0.9 nm EOT SiO/sub 2/ ALD HfO/sub 2/metal gate stacks under positive constant voltage stressR. Degraeve, G. Groeseneken, Stefan De Gendt et al.|Unknown|2006Cited by 63
Abrupt breakdown in dielectric/metal gate stacks: a potential reliability limitation?T. Kauerauf, Stefan De Gendt, R. Degraeve et al.|IEEE Electron Device Letters|2005Cited by 40
The defect-centric perspective of device and circuit reliability — From individual defects to circuitsB. Kaczer, Tibor Grasser, J. Franco et al.|Unknown|2015Cited by 24
6&#x00C5; EOT Si<inf>0.45</inf>Ge<inf>0.55</inf> pMOSFET with optimized reliability (V<inf>DD</inf>=1V): Meeting the NBTI lifetime target at ultra-thin EOTJ. Franco, G. Groeseneken, B. Kaczer et al.|Unknown|2010Cited by 24