Programming-conditions solutions towards suppression of retention tails of scaled oxide-based RRAM
C. Y. Chen(IMEC), M. Jurczak(IMEC), A. Redolfi(IMEC), A. Fantini(IMEC), R. Degraeve(IMEC), Sergiu Clima(IMEC), L. Goux(IMEC), G. Groeseneken(KU Leuven)
Cited by 26
Related Papers
Ultrathin (<4 nm) SiO2 and Si–O–N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits
|Journal of Applied Physics|2001|772
New insights in the relation between electron trap generation and the statistical properties of oxide breakdown
|IEEE Transactions on Electron Devices|1998|647
Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics
|IEEE Electron Device Letters|2003|360