A spacer patterning technology for nanoscale CMOS
Yang‐Kyu Choi(Konkuk University), Chenming Hu(Semiconductor Manufacturing International (Italy)), Tsu-Jae King(University of California, Berkeley)
Cited by 207
Related Papers
Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement
|IEEE Journal of Solid-State Circuits|1985|342
5nm-gate nanowire FinFET
|Unknown|2004|249
A comparative study of advanced MOSFET concepts
|IEEE Transactions on Electron Devices|1996|239
Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime
|Unknown|2002|214
Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectric
|IEEE Electron Device Letters|2000|171