High performance Ge pMOS devices using a Si-compatible process flow
Paul Zimmerman(Intel (United States)), Marc Heyns(IMEC), A. Stesmans(KU Leuven), Frederik Leys(IMEC), Karl Opsomer(IMEC), Gillis Winderickx(IMEC), Matty Caymax(IMEC), Brice De Jaeger(IMEC), B. Kaczer(IMEC), Marc Meuris(IMEC), D.P. Brunco(Imec the Netherlands), L-A Ragnarsson(IMEC), G. Nicholas(IMEC)
Cited by 104
Related Papers
Three-Dimensional Observation of the Conductive Filament in Nanoscaled Resistive Memory Devices
|Nano Letters|2014|338
Origin of NBTI variability in deeply scaled pFETs
|Unknown|2010|309
Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions
|Materials Science and Engineering R Reports|2006|278
Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide
|Applied Physics Letters|2007|271
Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance
|Journal of The Electrochemical Society|2008|267