Advancing CMOS beyond the Si roadmap with Ge and III/V devicesMarc Heyns, Liesbeth Witters, A. Alian et al.|Unknown|2011Cited by 60
Positive and negative bias temperature instability on sub-nanometer eot high-K MOSFETsMoonju Cho, G. Groeseneken, Joshua Tseng et al.|Unknown|2010Cited by 32
6&#x00C5; EOT Si<inf>0.45</inf>Ge<inf>0.55</inf> pMOSFET with optimized reliability (V<inf>DD</inf>=1V): Meeting the NBTI lifetime target at ultra-thin EOTJ. Franco, G. Groeseneken, B. Kaczer et al.|Unknown|2010Cited by 24
Novel process to pattern selectively dual dielectric capping layers using soft-mask onlyT. Schram, S. Biesemans, Stefan Kubicek et al.|Unknown|2008Cited by 9