An InGaAs/InP quantum well finfet using the replacement fin process integrated in an RMG flow on 300mm Si substratesNiamh Waldron, A. V-Y. Thean, Clément Merckling et al.|Unknown|2014Cited by 90
A record Gm<sub>SAT</sub>/SS<sub>SAT</sub> and PBTI reliability in Si-passivated Ge nFinFETs by improved gate stack surface preparationHiroaki Arimura, Naoto Horiguchi, Liesbeth Witters et al.|Unknown|2019Cited by 12
(Invited) Challenges on Surface Conditioning in 3D Device Architectures: Triple-Gate FinFETs, Gate-All-Around Lateral and Vertical Nanowire FETsA. Veloso, Nadine Collaert, Vasile Paraschiv et al.|ECS Transactions|2017Cited by 8
(Invited) Challenges on Surface Conditioning in 3D Device Architectures: Triple-Gate FinFETs, Gate-All-Around Lateral and Vertical Nanowire FETsA. Veloso, Nadine Collaert, Vasile Paraschiv et al.|ECS Meeting Abstracts|2017Cited by 0