Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets DevicesQingzhu Zhang, Jun Luo, Lei Cao et al.|Nanomaterials|2021Cited by 71
Physical Insights on Quantum Confinement and Carrier Mobility in Si, Si<sub>0.45</sub>Ge<sub>0.55</sub>, Ge Gate-All-Around NSFET for 5 nm Technology NodeJiaxin Yao, Zhenhua Wu, Zhaozhao Hou et al.|IEEE Journal of the Electron Devices Society|2018Cited by 68
Novel GAA Si Nanowire p-MOSFETs With Excellent Short-Channel Effect Immunity via an Advanced Forming ProcessQingzhu Zhang, Tianchun Ye, Junjie Li et al.|IEEE Electron Device Letters|2018Cited by 51
Novel Channel-First Fishbone FETs With Symmetrical Threshold Voltages and Balanced Driving Currents Using Single Work Function Metal ProcessLei Cao, Huaxiang Yin, Weihai Bu et al.|IEEE Transactions on Electron Devices|2022Cited by 23