FinFET With Improved Subthreshold Swing and Drain Current Using 3-nm Ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>Zhaohao Zhang, Tianchun Ye, Gaobo Xu et al.|IEEE Electron Device Letters|2019Cited by 80
Vertical Sandwich Gate-All-Around Field-Effect Transistors With Self-Aligned High-k Metal Gates and Small Effective-Gate-Length VariationXiaogen Yin, Tianchun Ye, Guoxiang Wang et al.|IEEE Electron Device Letters|2019Cited by 78
Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets DevicesQingzhu Zhang, Jun Luo, Jie Gu et al.|Nanomaterials|2021Cited by 71
Physical Insights on Quantum Confinement and Carrier Mobility in Si, Si<sub>0.45</sub>Ge<sub>0.55</sub>, Ge Gate-All-Around NSFET for 5 nm Technology NodeJiaxin Yao, Zhenhua Wu, Huaxiang Yin et al.|IEEE Journal of the Electron Devices Society|2018Cited by 68
Transistor Compact Model Based on Multigradient Neural Network and Its Application in SPICE Circuit Simulations for Gate-All-Around Si Cold Source FETsQihang Yang, Ye Lü, Guodong Qi et al.|IEEE Transactions on Electron Devices|2021Cited by 53