Device Physics and Design of a L-Shaped Germanium Source Tunneling TransistorKain Lu Low, Yee‐Chia Yeo, Chunlei Zhan et al.|Japanese Journal of Applied Physics|2012Cited by 16
Gate-All-Around In<sub>0.53</sub>Ga<sub>0.47</sub>As Junctionless Nanowire FET With Tapered Source/Drain StructureKian-Hui Goh, Yee‐Chia Yeo, Sachin Yadav et al.|IEEE Transactions on Electron Devices|2016Cited by 14
Device Physics and Design of a L-Shaped Germanium Source Tunneling TransistorKain Lu Low, Yee‐Chia Yeo, Chunlei Zhan et al.|Japanese Journal of Applied Physics|2012Cited by 9
Physical model for gallium arsenide growth on germanium fins with different orientations formed on 10° offcut germanium-on-insulator substrateKian-Hui Goh, Yee‐Chia Yeo, Eng-Huat Toh et al.|Journal of Applied Physics|2013Cited by 0