Warpage and Thermal Characterization of Fan-Out Wafer-Level PackagingJohn H. Lau, Qingxiang Yong, Thomas A. Taylor et al.|IEEE Transactions on Components Packaging and Manufacturing Technology|2017Cited by 160
Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level PackagingJohn H. Lau, S. W. Ricky Lee, Ming Li et al.|IEEE Transactions on Components Packaging and Manufacturing Technology|2018Cited by 96
Fan-Out Wafer-Level Packaging for Heterogeneous IntegrationJohn H. Lau, S. W. Ricky Lee, Ming Li et al.|IEEE Transactions on Components Packaging and Manufacturing Technology|2018Cited by 87
Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed LayersJohn H. Lau, Xi Cao, Ming Li et al.|IEEE Transactions on Components Packaging and Manufacturing Technology|2018Cited by 51
Chip-First Fan-Out Panel-Level Packaging for Heterogeneous IntegrationCheng-Ta Ko, S. W. Ricky Lee, Kai-Ming Yang et al.|IEEE Transactions on Components Packaging and Manufacturing Technology|2018Cited by 49