Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV)Xi Liu, Suresh K. Sitaraman, Ritwik Chatterjee et al.|Unknown|2009Cited by 172
Failure analysis of through-silicon vias in free-standing wafer under thermal-shock testXi Liu, Suresh K. Sitaraman, Qiao Chen et al.|Microelectronics Reliability|2012Cited by 81
Prevention of Cracking From RDL Stress and Dicing Defects in Glass SubstratesScott McCann, Suresh K. Sitaraman, Yoichiro Sato et al.|IEEE Transactions on Device and Materials Reliability|2015Cited by 37