Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test
Xi Liu(Georgia Institute of Technology), Suresh K. Sitaraman(Georgia Institute of Technology), Rao Tummala(Georgia Institute of Technology), Qiao Chen(Georgia Institute of Technology), Venkatesh Sundaram(Georgia Institute of Technology)
Cited by 81
Related Papers
Magnetic Alignment of Hexagonal Boron Nitride Platelets in Polymer Matrix: Toward High Performance Anisotropic Polymer Composites for Electronic Encapsulation
|ACS Applied Materials & Interfaces|2013|466
Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV)
|Unknown|2009|172
Elastic–plastic characterization of thin films using nanoindentation technique
|Thin Solid Films|2003|78
Die cracking and reliable die design for flip-chip assemblies
|IEEE Transactions on Advanced Packaging|1999|76
A Review of Two-Phase Forced Cooling in Three-Dimensional Stacked Electronics: Technology Integration
|Journal of Electronic Packaging|2015|68