On the scalability of source/drain current enhancement in thin film sSOIE. Augendre, S. Biesemans, S. Brus et al.|Unknown|2005Cited by 24
Ni-based FUSI gates: CMOS Integration for 45nm node and beyondThomas Hoffmann, J. A. Kittl, A. Veloso et al.|Unknown|2006Cited by 16
Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter DelayThomas Hoffmann, S. Biesemans, A. Veloso et al.|Unknown|2006Cited by 4