Full-field EUV and immersion lithography integration in 0.186&#x03BC;m<sup>2</sup> FinFET 6T-SRAM cellA. Veloso, Thomas Hoffmann, M. Demand et al.|Unknown|2008Cited by 9
High yield sub-0.1&#x00B5;m<sup>2</sup> 6T-SRAM cells, featuring high-k/metal-gate finfet devices, double gate patterning, a novel fin etch strategy, full-field EUV lithography and optimized junction design &amp; layoutNaoto Horiguchi, S. Biesemans, S. Demuynck et al.|Unknown|2010Cited by 8