(Invited) Layer-Controlled, Wafer-Scale Fabrication of 2D Semiconductor Materials
Daniele Chiappe(IMEC), Iuliana Radu(IMEC), Cedric Huyghebaert(IMEC), Inge Asselberghs(IMEC), Alessandra Leonhardt(ASM International (Finland)), Umberto Celano(Arizona State University), Steven Brems(IMEC), Matty Caymax(IMEC), Surajit Sutar(IMEC), Stefan De Gendt(Imec the Netherlands), Geoffrey Pourtois(IMEC), Ashish Dabral(IMEC), Valeri Afanasiev(KU Leuven), Jonathan Ludwig(IMEC), Yoann Tomczak(IMEC), T. Schram(IMEC)
Cited by 0
Related Papers
Metrology for the next generation of semiconductor devices
|Nature Electronics|2018|479
Three-Dimensional Observation of the Conductive Filament in Nanoscaled Resistive Memory Devices
|Nano Letters|2014|338
Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions
|Materials Science and Engineering R Reports|2006|278
Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide
|Applied Physics Letters|2007|271