Metal gate work function adjustment for future CMOS technology
Qiang Lü(University of California, Berkeley), Chenming Hu(Semiconductor Manufacturing International (Italy)), Tsu‐Jae King(University of California, Berkeley), P. Ranade(University of California, Berkeley), R. Lin(University of California, Berkeley)
Cited by 41
Related Papers
Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement
|IEEE Journal of Solid-State Circuits|1985|342
5nm-gate nanowire FinFET
|Unknown|2004|249
A comparative study of advanced MOSFET concepts
|IEEE Transactions on Electron Devices|1996|239
Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime
|Unknown|2002|214
A spacer patterning technology for nanoscale CMOS
|IEEE Transactions on Electron Devices|2002|207