Full-field EUV and immersion lithography integration in 0.186&#x03BC;m<sup>2</sup> FinFET 6T-SRAM cellA. Veloso, Thomas Hoffmann, M. Demand et al.|Unknown|2008Cited by 9
Effective Work Function Engineering for Aggressively Scaled Planar and FinFET-based Devices with High-k Last Replacement Metal Gate Tech.A. Veloso, Naoto Horiguchi, Soon Aik Chew et al.|Unknown|2012Cited by 0