Vertical Si-Nanowire <formula formulatype="inline"><tex Notation="TeX">$n$</tex></formula>-Type Tunneling FETs With Low Subthreshold Swing (<formula formulatype="inline"><tex Notation="TeX">$\leq \hbox{50}\ \hbox{mV/decade}$</tex> </formula>) at Room TemperatureRamanathan Gandhi, Sungjoo Lee, Zhixian Chen et al.|IEEE Electron Device Letters|2011Cited by 335
CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With $\leq 50$-mV/decade Subthreshold SwingRamanathan Gandhi, Sungjoo Lee, Zhixian Chen et al.|IEEE Electron Device Letters|2011Cited by 191
Vertical Nanowire Gate-All-Around p-type Tunneling Field-Effect Transistor With Si 0.8 Ge 0.2 /Si HeterojunctionArvind Soundarapandian, Sungjoo Lee, Ramanathan Gandhi et al.|Unknown|2012Cited by 2