Integration of tall triple-gate devices with inserted-Ta/sub x/N/sub y/ gate in a 0.274μm/sup 2/ 6t-sram cell and advanced CMOS logic circuits

Liesbeth Witters, S. Biesemans, A. Nackaerts et al.|Unknown|2005

Cited by 12