A logic-based embedded DRAM with novel cell structure and dynamically adaptive refresh for long data retention, zero data availability penalty and high yieldXiaoyong Xue, Jin Wu, Yandan Lin et al.|Unknown|2013Cited by 0
Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAMHui Li, Jingang Wu, Wei Zhu et al.|Unknown|2013Cited by 0