Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple TasksLei Yang, Yiyu Shi, Vikas Chandra et al.|Unknown|2020Cited by 110
Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural AcceleratorsWeiwen Jiang, Yiyu Shi, Jingtong Hu et al.|IEEE Transactions on Computers|2020Cited by 88
When Single Event Upset Meets Deep Neural Networks: Observations, Explorations, and RemediesZheyu Yan, Cheng Zhuo, Yiyu Shi et al.|Unknown|2020Cited by 61