Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Weiwen Jiang(George Mason University), Yiyu Shi(University of Notre Dame), Jingtong Hu(University of Pittsburgh), Xiaobo Sharon Hu(Shanghai Academy of Science & Technology), Lei Yang(University of Notre Dame), Zheyu Yan(University of Notre Dame), Qiuwen Lou(University of Notre Dame)
Cited by 88
Related Papers
Scaling for edge inference of deep neural networks
|Nature Electronics|2018|468
Hardware/Software Co-Exploration of Neural Architectures
|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2020|148
Accuracy vs. Efficiency
|Unknown|2019|126